Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Instrukcja Użytkownika Pobierz pdf (Strona 122)

Electrical Specifications

III-110 Slave Controller – IP Core for Xilinx FPGAs

13 Electrical Specifications

Table 63: AC Characteristics

Symbol

Parameter

Min

Typ

Max

Units

CLK25

Clock source (CLK25) with initial

accuracy

25 MHz ± 25 ppm

Table 64: Forwarding Delays

Symbol

Parameter

Min

Average

Max

Units

Diff

Average difference processing

delay minus forwarding delay

(without RX FIFO jitter)

MII port to MII port delay:

a) Through ECAT Processing Unit

(processing)

b) Alongside ECAT Processing Unit

(forwarding)

Conditions: FIFO size 7, no TX Shift

compensation or manual TX Shift

configuration with

MII_TX_SHIFT = 00

a) 320+x

b) 280+x

a) 340+x

b) 300+x

a) 360+x

b) 320+x

NOTE: Average timings are used for DC calculations.

EtherCAT IP Core: time depends on synthesis results

1 2 ... 117 118 119 120 121 122 123 124 125 126

Brak uwag

Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Instrukcja Użytkownika Strona 122