Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Instrukcja Użytkownika Pobierz pdf (Strona 13)

Overview

Slave Controller – IP Core for Xilinx FPGAs III-1

1 Overview

The EtherCAT IP Core is a configurable EtherCAT Slave Controller (ESC). It takes care of the

EtherCAT communication as an interface between the EtherCAT fieldbus and the slave application.

The EtherCAT IP Core is delivered as a configurable system so that the feature set fits the

requirements perfectly and brings costs down to an optimum.

Table 1: IP Core Main Features

Feature

IP Core configurable features

Ports

1-3 MII ports or 1-2 RMII ports

FMMUs

0-8

SyncManagers

0-8

RAM

1-60 KB

Distributed Clocks

Yes, 32 bit or 64 bit

Process Data Interfaces

 32 Bit Digital I/O (unidirectional)

 SPI Slave

 8/16 bit asynchronous µController Interface

 PLB v4.6 on-chip bus

 OPB on-chip bus (legacy)

Other features

 Example designs for easy start up included

 Slave applications can run on-chip if the appropriate FPGAs with

sufficient resources are used

The general functionality of the EtherCAT IP Core is shown in Figure 1:

ECAT

Processing

Unit

AutoForwarder +

Loopback

SyncManager

FMMU

ESC address space

User RAMRegisters Process RAM

EEPROM

Distributed

Clocks

Monitoring Status

PHY

Management

SYNC LEDsI²C EEPROM

PHY MI

SPI / µC / Digital I/O /

OPB / PLB

0 2

MII ports

LATCH

PDI

ECAT Interface PDI Interface

ResetReset

Figure 1: EtherCAT IP Core Block Diagram

1 2 ... 8 9 10 11 12 13 14 15 16 17 18 ... 125 126

Komentarze do niniejszej Instrukcji

Brak uwag

Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Instrukcja Użytkownika Strona 13

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Ekwipunek Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e