
IP Core Signals
III-74 Slave Controller – IP Core for Xilinx FPGAs
PLB pending write request priority
(ignored)
PLB pending read request priority
(ignored)
PLB current request priority (ignored)
PLB transfer attribute bus (must be
0x0000)
Slave address acknowledge
Slave data bus size (always 00)
Slave rearbitrate bus (always 0)
Slave write data acknowledge
Slave write transfer complete
Slave terminate write burst transfer
(always 0)
PDI_PLB_Sl_rdDBus
(0:C_SPLB_DWIDTH-1)
Slave read word address (always 0)
Slave read data acknowledge
Slave read transfer complete
Slave terminate read burst transfer
(always 0)
PDI_PLB_Sl_MBusy
(0:C_SPLB_NUM_MASTERS-1)
PDI_PLB_Sl_MWrErr
(0:C_SPLB_NUM_MASTERS-1)
Slave write error (always 0)
PDI_PLB_Sl_MRdErr
(0:C_SPLB_NUM_MASTERS-1)
Slave read error (always 0)
PDI_PLB_Sl_MIRQ
(0:C_SPLB_NUM_MASTERS-1)
Slave interrupt (always 0)
The address range of the EtherCAT IP core should span at least 64 Kbyte (e.g., C_BASEADDR =
0x00010000 and C_HIGHADDR=0x0001FFFF). A larger address range results in less address
decoding logic.
Komentarze do niniejszej Instrukcji