Beckhoff EtherCAT IP Core for Altera FPGAs v3.0.10 Instrukcja Użytkownika Strona 122

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 141
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 121
PDI Description
III-110 Slave Controller IP Core for Altera FPGAs
Parameter
Min
Max
Comment
t
BUSY_to_WR_CS
0 ns
9
WR or CS deassertion after BUSY
deassertion
t
WR_to_BUSY
x
8
BUSY assertion after WR deassertion
t
write
0 ns
External write time (WR assertion to BUSY
deassertion)
a) t
write_int
a) Configuration: write after falling edge of
WR (act. low)
b) t
write_int
-t
WR_delay
9
b) with preceding write access and t
WR_delay
< t
write_int
(Write after rising edge of WR)
c) 0 ns
9
c) without preceding write access or t
WR_delay
t
write_int
(Write after rising edge of WR)
d) 95 ns
9
d) 8 bit access, absolute worst case with
preceding write access (t
WR_delay
= min,
t
WR_int
=max, Write after rising edge of WR)
e) 95 ns
9
e) 16 bit access, absolute worst case with
preceding write access (t
WR_delay
=min,
t
WR_int
=max, Write after rising edge of WR)
t
write_int
a) 55 ns
9
b) 55 ns
9
a) 95 ns
9
b) 95 ns
9
Internal write time
a) 8 bit access
b) 16 bit access
t
WR_delay
x
8
Delay between WR deassertion and
assertion
t
WR_to_RD
0 ns
Delay between WR deassertion and RD
assertion
t
CS_WR_overlap
x
8
Time both CS and WR have to be
deasserted simultaneously (only if CS is
deasserted at all)
t
CS_RD_overlap
x
8
Time both CS and RD have to be
deasserted simultaneously (only if CS is
deasserted at all)
t
CS_RD_to_DATA_release
BHE
t
ADR_BHE_setup
CS
BHE
RD
WR
DATA
BUSY
DATA
ADR
ADR
t
CS_to_BUSY
t
read
t
RD_to_BUSY
t
RD_delay
t
CS_delay
t
BUSY_to_DATA_valid
t
ADR_BHE_to_DATA_invalid
t
RD_to_DATA_driven
t
CS_to_BUSY_release
BHE
ADR
t
RD_CS_overlap
(with preceding write access)
Internal
state
Reading ADR Idle
t
read_int
Idle
Figure 49: Read access (without preceding write access)
Przeglądanie stron 121
1 2 ... 117 118 119 120 121 122 123 124 125 126 127 ... 140 141

Komentarze do niniejszej Instrukcji

Brak uwag