
IP Core Signals
Slave Controller – IP Core for Altera FPGAs III-71
8.6.3 SPI Slave Interface
Table 29 used with an SPI PDI.
Table 29: SPI PDI
Tristate drivers inside
core (SPI
configuration)
SPI slave data out (MISO)
External tristate drivers
SPI slave data out:
IP Core µC
0: disable output driver for
PDI_SPI_DO_OUT
1: enable output driver for
PDI_SPI_DO_OUT
8.6.4 Asynchronous 8/16 Bit µController Interface
Table 30 lists the signals used with both, 8 Bit and 16 Bit asynchronous µController PDI.
Table 30: 8/16 Bit µC PDI
0: disable output driver for
PDI_uC_DATA_OUT
1: enable output driver for
PDI_uC_DATA_OUT
8.6.4.1 8 Bit µController Interface
Table 31 lists the signals used with an 8 Bit µC PDI.
Table 31: 8 Bit µC PDI
Tristate drivers inside
core (µController
configuration)
External tristate drivers
µC data bus:
µC IP Core
µC data bus:
IP Core µC
Komentarze do niniejszej Instrukcji