Beckhoff EtherCAT IP Core for Altera FPGAs v3.0.10 Instrukcja Użytkownika Strona 25

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 141
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 24
Overview
Slave Controller IP Core for Altera FPGAs III-13
1.8 Design flow
The design flow for creating an EtherCAT Slave Controller based on the EtherCAT IP Core is shown
in the following picture:
Synthesis
User logic
License file (full)
FPGA configuration file
Download
utility
FPGA
Buy-out license /
Quantity-based license
(license agreement)
grants permission
EvaluationDevelopment
Download
utility
MAC ID
Dongle
bit-
stream
Application
specific ESC
sources
VHDL
Verilog
Schematic
Production
FPGA
FPGA
Download
utility
FPGA
FPGA configuration file
bit-
stream
(OpenCore Plus)
FPGA
(OpenCore Plus)
IP Core
installation
encrypted
VHDL
Customer
License file (eval)
MAC ID
Dongle
or
Vendor
ID
JTAG
tethered
(else timebomb)
Vendor ID
package
Figure 3: Design flow
Przeglądanie stron 24
1 2 ... 20 21 22 23 24 25 26 27 28 29 30 ... 140 141

Komentarze do niniejszej Instrukcji

Brak uwag