
FPGA Resource Consumption
III-58 Slave Controller – IP Core for Altera FPGAs
The EtherCAT IP core resource consumption figures for typical EtherCAT devices are based on
EtherCAT IP Core for Altera FPGAs Version 3.0.2, Altera Quartus II 12.1 SP1, and Altera Cyclone IV
devices.
Table 18: EtherCAT IP Core configuration for typical EtherCAT Devices
NOTE: Register preset medium and large including MII Management Interface. All devices have 2 MII ports, DC is
32 bit wide, and typical features are selected.
Komentarze do niniejszej Instrukcji