
Ethernet Interface
Slave Controller – IP Core for Altera FPGAs III-77
9.2.1 MII Interface Signals
The MII interface of the IP Core has the following signals:
EtherCAT
device
MII_RX_CLK
nMII_LINK
MII_RX_DV
MII_RX_ERR
MII_RX_DATA[3:0]
MII_TX_ENA
MII_TX_DATA[3:0]
MII_TX_CLK
MII_TX_SHIFT[1:0]
NPHY_RESET_OUT
Figure 25: MII Interface signals
Table 37: MII Interface signals
Input signal provided by the PHY if a 100 Mbit/s (Full
Duplex) link is established (alias LINK_MII)
Receive error (alias RX_ER)
Transmit enable (alias TX_EN)
Transmit data (alias TXD)
Transmit Clock for automatic TX Shift compensation
Manual TX Shift compensation with additional registers
PHY reset (akt. Low), resets PHY while ESC is in
Reset state, and, for FX PHYs, if Enhanced Link
Detection detects a lost link
NOTE: A pull-down resistor is typically required for NPHY_RESET_OUT to hold the PHY in reset state while the
FPGA is configured, since this pin is floating or even pulled up during that time.
Komentarze do niniejszej Instrukcji